**Amendments to the Claims:** 

This listing of claims will replace all prior versions, and listings, of claims in the

application. The following listing provides the amended claims with the amendments marked

with deleted material crossed out and new material underlined to show the changes made.

**Listing of Claims:** 

1. (Currently Amended) For a placer that partitions a region of a circuit layout into a

plurality of sub-regions, a method of placing a set of circuit elements in the circuit

layoutcomputing placement costs, the method comprising:

a) for a set of sub-regions that contain the circuit elements, identifying a

connection graph during a placement operation that connects the set of sub-regions, wherein the

connection graph has at least one edge that is at least partially diagonal; and

b) identifying a placement cost from an attribute of the connection graph,

wherein the placement cost specifies a cost for the placement of the circuit elements; and

c) using the placement cost during a placement operation to identify a

placement for the circuit elements, wherein the placement specifies positions in the circuit layout

for the circuit elements.

2. (Previously Presented) The method of claim 1, wherein the attribute is a

length of the connection graph, and the placement cost equals the length of the connection graph.

Attny Docket: SPLX.P0127

Cadence Reference Number: 2002-077 P 05 PTO Serial Number: 10/079,270

- 3. (Currently Amended) The method of claim 2, wherein the length of the connection graph provides an estimate of a length of a route for routing a net that has is defined to include the circuit elements in the set of sub-regions.
- 4. (Currently Amended) The method of claim 2, wherein <u>a</u> the method computes placement costs of nets in the circuit-layout region, and each net represents a set net is defined to include the set of circuit elements in the circuit-layout region, the method further comprising:

before the identification of the connection graph, identifying the set of sub-regions as the set that contains the set of circuit elements of a net; the net.

wherein the placement cost is a placement cost for the net.

5. (Original) The method of claim 4 further comprising:

from a storage structure, retrieving the attribute based on the identity of the set of sub-regions.

6. (Currently Amended) The method of claim 4, wherein the circuit layout region comprises a set of nets, wherein each net is defined to include a set of circuit elements, the method further comprising:

for each net in the circuit-layout region,

- (i) identifying a set of sub-regions that contains the set of circuit elements of the net;
  - (ii) identifying a connection graph that connects the set of sub-regions;

PTO Serial Number: 10/079,270

(iii) identifying the length of the connection graph;

wherein some connection graphs have at least one edge that is at least partially

diagonal;

identifying an overall placement cost from the identified length of each

connection graph.

7. (Original) The method of claim 6, wherein the overall placement cost

quantifies the quality of an initial placement configuration.

8. (Previously Presented) The method of claim 7, wherein the placer works in

conjunction with a router that uses a wiring model that allows routing in at least one diagonal

direction, wherein the initial placement configuration is specified by a placer that does not

account for potential diagonal wiring during routing.

9. (Original) The method of claim 1, wherein the connection graph is a Steiner

tree.

10. (Currently Amended) For a placer that partitions a region of a circuit layout into a

plurality of sub-regions, a computer readable medium that stores a program for placing a set of

circuit elements in the circuit layout computing placement costs, the program comprising:

-- 4 --

a) a first set of instructions for identifying during a placement operation, for a

set of sub-regions that contain the circuit elements, a connection graph that connects the set of

sub-regions, wherein the connection graph has at least one edge that is at least partially diagonal;

and

Attny Docket: SPLX.P0127

Cadence Reference Number: 2002-077 P 05

PTO Serial Number: 10/079,270

b) a second set of instructions for identifying a placement cost from an

attribute of the connection graph, wherein the placement cost specifies a cost for the placement

of the circuit elements; and

c) a third set of instructions for using the placement cost during a placement

operation to define a position in the circuit layout for the circuit elements.

11. (Previously Presented) The computer readable medium of claim 10,

wherein the attribute is a length of the connection graph, and the placement cost equals the length

of the connection graph.

12. (Currently Amended) The computer readable medium of claim 11, wherein the

length of the connection graph provides an estimate of a length of a route for routing a net that

has is defined to include the circuit elements in the set of sub-regions.

13. (Currently Amended) The computer readable medium of claim 11, wherein a the

program computes placement costs of nets in the circuit-layout region, and each net represents a

set net is defined to include the set of circuit elements in the circuit-layout region, the computer

program further comprising:

a third set of instructions for identifying, before the identification of the

connection graph, the set of sub-regions as the set that contains the set of circuit elements of a

net; the net.

wherein the placement cost is a placement cost for the net.

-- 5 --

14. (Original) The computer readable medium of claim 13, wherein the computer

program further comprises:

Attny Docket: SPLX.P0127

Cadence Reference Number: 2002-077 P 05 PTO Serial Number: 10/079,270 a fourth set of instructions for retrieving, from a storage structure, the

attribute based on the identity of the set of sub-regions.

15. (Currently Amended) The computer readable medium of claim 13, wherein the

circuit layout region comprises a set of nets, wherein each net is defined to include a set of circuit

elements, the computer program further comprises comprising:

for each net in the circuit-layout region,

(i) a fourth set of instructions for identifying a set of sub-regions that

contains the set of circuit elements of the net;

(ii) a fifth set of instructions for identifying a connection graph that

connects the set of sub-regions;

(iii) a sixth set of instructions for identifying the length of the connection

graph;

wherein some connection graphs have at least one edge that is at least partially

diagonal;

a seventh set of instructions for identifying an overall placement cost from the

identified length of each connection graph.

16. (Original) The computer readable medium of claim 15, wherein the overall

placement cost quantifies the quality of an initial placement configuration.

17. (Previously Presented) The computer readable medium of claim 16,

wherein the placer works in conjunction with a router that uses a wiring model that allows

-- 6 --

Attny Docket: SPLX.P0127

Cadence Reference Number: 2002-077 P 05

PTO Serial Number: 10/079,270

routing in at least one diagonal direction, wherein the initial placement configuration is specified by a placer that does not account for potential diagonal wiring during routing.

18. (Original) The computer readable medium of claim 10, wherein the connection graph is a Steiner tree.

-- 7 --

Attny Docket: SPLX.P0127 Cadence Reference Number: 2002-077 P 05 PTO Serial Number: 10/079,270